

FIG. 1 PRIOR ART





FIG. 2






FIG. 4A




FIG. 4B




FIG. 5






FIG. 6



SYNCHRONOUS DATA TRANSFER

HOST BUS

FIG. 7






FIG. 8




FIG. 9

FIG. 11

[illegible]

DISK ARRAY CONTROLLER CHIP

FIG. 12




FIG. 13

